高紫俊;许晶;

• 1:哈尔滨理工大学荣成学院

• 2:大庆电力集团油田热电厂

摘要(Abstract)：

为有效降低确定性内建自测试的存储要求,提出一种结合扭环计数器TRC和Golomb编码的二维测试数据压缩的确定性内建自测试方案.首先利用基于扭环计数器TRC的测试集嵌入技术对测试集进行垂直压缩,从而减少确定性测试向量的个数;然后利用Golomb编码对垂直压缩所得TRC种子集再进行水平压缩,降低确定性测试向量的位数.基于ISCAS89标准电路的实验结果表明,相对于现有算法,采用本方案所实现的测试电路,存储位数平均减少30%,并且测试控制逻辑电路简单,可重用性好.

关键词(KeyWords)：内建自测试(BIST);测试数据压缩;Golomb编码;扭环计数器(TRC)

Abstract:

Keywords:

基金项目(Foundation):

作者(Author):高紫俊;许晶;

Email:

参考文献(References)：

• [1]Agrawal V,Kime C,Saluja K.A tutorial on built-in self test[J].IEEE Design&Test of Computers,1993,10(1):73-82.

• [2]Andreas.Testing and built-in self-test-A survey[J].Journal of Systems Architecture,2000,46:721-747.

• [3]梁华国,聚贝勒.海伦布昂特,汉斯-耶西姆.冯特利希.一种基于折叠计数器重新播种的确定自测试方案[J].计算机研究与发展,2001,38(8):931-938.

• [4]梁华国,蒋翠云.使用双重种子压缩的混合模式自测试[J].计算机研究与发展,2004,41(1):214-220.

• [5]梁华国,方祥圣,蒋翠云,等.一种选择折叠计数器状态转移的BIST方案[J].计算机研究与发展,2006,43(2):343-349.

• [6]周彬,叶以正,李兆麟.基于二维测试数据压缩的BIST方案[J].计算机辅助设计与图形学学报,2009,21(4):481-492.

• [7]Chakrabarty K,Brian T M.Design of built-in test generator circuits using width compression[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1998,17(10):1044-1051.

• [8]Chen C A,Gupta S K.Efficient BIST TPG design and test set compaction via input reduction[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1998,17(8):692-705.

• [9]Iyengar V,Chakrabarty K,Murray B T.Deterministic built-in pattern generation for sequential circuits[J].Journal of ElectronicTesting:Theory and Applications,1999,15(1/2):97-115.

• [10]Chandra A,Chakrabarty K.Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length(FDR)codes[J].IEEE Transactions on Computers,2003,52(8):1076-1088.

• [11]Chandra A,Chakrabarty K.Test data compression for system-on-a-chip using Golomb codes[C].Proceedings of IEEE VLSI TestSymposium,Montreal:IEEE,2000:113-120.

• [12]Gonciari P T,Al-Hashimi B,Nicolici N.Improving compression ratio,area overhead,and test application time for system-on-a-chiptest data compression/decompression[C].Proceedings of IEEE Design,Automation and Test in Europe Conference and Exhibition,Paris:IEEE,2002:604-611.

• [13]Hellebrand S,Rajski J,Tarnick S,et al.Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedbackshift registers[J].IEEE Transactions on Computers,1995,44(2):223-232.

• [14]Chakrbarty K,Murray B T,Iyengar V.Deterministic built-in test pattern generation for high-performance circuits using twisted-ringcounters[J].IEEE Transactions on Very Large Scale Integration Systems,2000,8(5):633-636.

• [15]Chakrbarty K,Waminathan S.Built-in self testing of high-performance circuits using twisted-ring counters[C].Proceedings of IEEEInternational Symposium on Circuits and Systems,Geneva:IEEE,2000:72-75.

• [16]Zhou B,Ye Y Z,Wang Y S.Simultaneous reduction in test data volume and test time for TRC-reseeding[C].Proceedings of ACMGreat Lakes Symposium on VLSI,Stresa-Lago Maggiore:ACM,2007:49-54.

• [17]Zhou B,Ye Y Z,Li Z L,et al.A test set embedding approach based on twisted-ring counter with few seeds[J].Integration,theVLSI,2010,43(1):49-54.

• [18]Kalligeros E,Kaseridis D,Kavousianos X,et al.Reseeding-based test set embedding with reduced test sequences[C].Proceedings ofIEEE International Symposium on Quality Electronic Design,San Jose:IEEE,2005:226-231.